Abstract: This paper describes an analytical technique for quantifying and modeling the frequency of occurrence of integrated circuit failures. The method is based on the analysis of random and clustered defects on wafers with defect monitors. Results from pilot line data of photolithographic defects, insulator short circuits, and leaky pn junctions are presented to support the practicality of the approach. It is shown that, although part of the yield losses are due to the clustering of defects, most product loss is from random failures. The yield model shows good agreement with actual product yields.
Introduction

Relatively little
has been published about the actual causes of yield losses in large scale integrated circuits. Yet the successful production of LSI semiconductor products depends on the elimination of failures caused by simple open circuits in conductors, short circuits between conductors, and missing or misaligned contact holes in integrated circuits.
This paper describes a statistical method for quantifying the components of the product yield in a semiconductor process. Estimates are made for the yields associated with open and short circuits in various conductive layers, short circuits in insulator layers, and the breakdown of junctions. The estimates result from statistical manipulation of data obtained using defect monitors that are sensitive only to a particular type of defect. Therefore, the data can be used to estimate the defect densities causing the various types of open and short circuits. The defect densities, in turn, can then be used to calculate the corresponding product yields.
The yield for each yield detractor was calculated using known techniques [ 1 -81. In most of these cases, however, the yield models were applied to some total defect density, which tended to mask the major yield detractors and obscure the sources of yield losses. Measuring and modeling each type of defect individually, as described in this paper, allows the evaluation of all yield detractors. Major yield problem areas are thus exposed, and solutions to these problem areas can be sought. To study the statistics of failure mechanisms, the special defect monitors were used to detect short circuits and open circuits in conductors and pinholes in the dielectrics between the conductive layers. This detection was done by measuring the conductivity of the monitors with an automatic tester. Back-biased diffusions were used to study the pn junction leakage in diffused conductors. Alignment detectors, such as those described by Thomas and Presson [9] , were also used to study losses due to misalignment. But because these losses were negligible in the study presented here, they are not addressed further.
In this paper we first examine the theoretical basis for the analysis. Next we consider the critical areas in which a defect must be centered in order to cause a failure. The experimental procedure is then described, followed by a discussion of results. Finally, a less tedious method is described for obtaining quick estimates of yield.
Theoretical basis
It was recognized in 1964 by Murphy [8] believed that the non-Poisson behavior of LSI failures was due to a radial variation of defect densities, with the higher defect densities causing more failures toward the outer area of the wafers. The Poisson statistics were assumed valid only for local regions on the wafer. It is shown here that there is merit in both methods of yield modeling but that the actual conditions appear to be far more complex in practice than anticipated in any of the theories. However, the data can be handled with a simple extension to existing theory.
In a previous study [ 61 it was shown that the number of failing monitors x per wafer could be modeled by the mixed or compound Poisson distribution
( 1 )
In that study Eq. ( 1 ) was used for the entire wafer. In our analysis, ( 1 ) is used independently for the inner and outer zones of the wafer. Therefore, the distribution of A represents a variation in the expected number of failures per zone, rather than in the expected number of failures per wafer, as in [ 61.
Distribution ( 1 ) has the useful property that
The derivations of these equations are presented in Appendix A.
Our results show that the mean and variance for x in the data are directly related to the mean and variance of the unknown distribution f(A) . Distribution ( 1 ) turns into a simple Poisson distribution when var(A) = 0 or X = var(x). Therefore, the first test on our data is to determine whether the mean number of failures is less than or equal to the variance of x. When var(x) 5 where A,,, is the critical area of the monitor and D the defect density producing Y,,,. (We use the term "critical area" rather than "susceptible area" as used by Murphy [ 1 1 , because we feel that the latter has the connotation of attracting defects.) Similarly, the product would have a yield where A,, is the critical area in the product for the defect type being monitored. The defect density distribution f ' ( D ) is the same for product and monitors, but each type of defect has its own distribution.
The sample size available for the experiment described in this paper was too small to determine the precise form of the various defect density distributions. We did, however. have access to data obtained from a larger sample, produced with the same processes. Those results were described in the previous paper [ 61 already mentioned. The defect density distributions in that case could be modeled by gamma distributions. That paper also showed that the yield for an integrated circuit can be expressed as 
FILL=
is the coefficient of variation for the defect density distribution. It is referred to as the sigma-to-mu ratio in this paper. A high u / p value implies significant variance in the defect densities among wafers, often indicating that the process is under poor control. A value of u / p = 0 implies a pure Poisson process, something rarely experienced in practice.
Now we have to relate the number of failing monitors to the defect density. In practice, the monitor yield tends to be high. Our monitors produced about 95 percent yield for each type of defect. In this case, Eq. (6) for the monitor yield can be approximated by
But this yield is also given by
where X is the average number of failing monitors per zone and N the total number of monitors per zone. Combining (8) and (9) with (2) and (3) results in
( 1 1 )
These are approximate relationships. More exact procedures require iterative computer calculations. Suitable programs exist for this, but their accuracy is not required for interpretation of the data presented here.
Critical areas
In Eqs. (4) . ( 5 ) , ( 6 ) . (81, ( l o ) , and ( 1 I ) , A,,, A,,,, and A are the critical areas. The center of a defect must be located in these areas to cause a failure. In the case of dielectric pinholes, this is simply the area of the dielectric between the conductors. Area A,, is the sum of all these areas on the product chip. Similarly, A,,, is the sum of the same areas on the monitor. For junction leakage the critical area was similarly defined as the sum of the diffused junction areas.
A more difficult problem exists with certain photolithographic patterns. The critical area calculations made for this paper used methods developed by Dennard and Chang [ l o ] , with subsequent changes by the author. Earlier work on the sensitivity of photolithographic patterns to defects was mentioned by Lawson [ 1 I].
It is known that open circuits occur far more frequently on narrower conductive lines than on wide lines. Similarly, more short circuits tend to occur between closely spaced conductors than between those with wider spac- ings. These effects can be modeled by using size-dependent critical areas. The critical area in that case is defined as the area in which a defect of a given size must fall in order to cause a failure. This area not only depends on the defect size but also on the circuit dimensions and the failure modes. Mathematical expressions describing this area as a function of defect size were derived for the monitors. For the product chip, a computer model was used to determine the critical area as a function of size. Calculations were made independently for short circuits and open circuits on each photographic level.
The average critical area is obtained by taking the defect size distribution into account. The nature of this distribution can be deduced from the yields for monitors of different widths or spacings. This method showed that in most cases a 1/x3 dependency, for defects of size x, best fit the data. This dependence could only be deduced for defects greater than the minimum monitor width or spacing, which was 2.5 pm. All average critical areas were calculated for defects above this size. The results of these calculations are shown in Table 1 . For the open and short circuit detectors the data analysis was somewhat complex. Both clusters and random defects occurred. Both defect types also exhibited a strong radial variation. Any group of three or more failing sites adjacent to each other on the wafer was assumed to be a cluster. Such clusters were found to be an area phenomenon. The percentage of monitors lost due to such effects should correspond directly to the percentage of the product expected to be lost due to clustering.
Experimental procedure
Random defect failures were counted after the clusters were removed from the sample, and each defect type was analyzed independently of the others. An equivalent product yield was calculated from the results for both inner and outer zones, using the critical areas of Table 1 .
The leakage and pinhole test sites were produced on wafers separate from the defect detectors. Thirty-seven monitors were tested on each wafer. Large diffused areas were used for leakage test patterns, the leakage monitors consisting of reverse-biased junctions. Leakage currents were measured and assumed to be failures when they exceeded a predetermined value. Strings of F E T gates and conducting patterns, separated by thin or thick oxides, were designed for pinhole measurements. The pinhole detectors were tested for conductance through the insulators.
The leakage and pinhole monitor data were converted into defect densities and standard deviations using Eqs. ( 10) and ( 1 1 ) . The yield for the product was then calculated by means of Eq. ( 6 ) . or, in those cases where the standard deviation of the defect density was zero. by
Results
The photographic process suffered from clustering due to poor resolution and uneven etching. The latter problem was primarily responsible for destroying a large number of polysilicon defect detectors. An example of the distribution of these failures is shown on the wafer maps in Fig. 1 . The percentage of the test sites lost due to clustering is shown in Table 2 . The data have been separated for the inner and outer zones. The results show that this effect occurs predominantly in the outer zone.
The yield losses in each column in Table 2 can be added to give an estimate of the total yield loss. The total cluster-limited yield is the complement of this loss. The results shown in Table 2 indicate a total loss of 12.6%. which is somewhat pessimistic, however, in that some of the clusters overlap. By constructing composite wafer maps, a better estimate can be derived for the losses. A distribution for the number of sites lost per wafer from such a composite is shown in Fig. 2 . This distribution has an average of 5.9 failing test sites per wafer. The yield loss due to clusters is therefore 11.8%.
The distribution in Fig. 2 is extremely wide. Unfortunately, not enough data are available to describe it by an analytical expression. It is clear, however, that clustering causes large variations in yield from wafer to wafer.
This result also suggests that clustering with its associated radial effect is. to a large extent, responsible for the non-Poisson behavior of the yield statistics in this product.
Although the clustered failure patterns tend to look very impressive on the failure maps. it is the few random failures that lead to the significant yield losses in our experiment. The total cluster-limited yield was 87%. We next show that the total random defect-limited yield for photographic defects, leakage, and pinholes was 5%. These random defects caused the major losses.
To calculate the random defect densities, single repeating failures due to mask defects were removed from the samples.
The total number of these failures was small, insufficient for determining the quality of the masks. The defect densities calculated from the remaining open and short circuit detector data are shown in Table 3 . The densities are in defects per square centimeter for defects that are greater than 2.5 pm. In most cases, the standard deviation of the defect densities is greater than zero, suggesting that Poisson statistics are not applicable for modeling the defect-limited yield in these cases. The sample in this experiment was too small to determine a precise model for the random defectlimited yield. The results described in [ 61 were obtained from the same pilot line process described here. Those data were obtained from a larger sample so that the use of Eq. Table 3 Densities for random defects calculated from monitor data. Defect densities are in defects/ cmz for defects greater than 2 . 5~m .
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"Results not available for inner and outer zone so total wafer yield is calculated holes. Inspection of the product showed that these effects combined should result in less than 10% yield loss. The yields in Table 5 were obtained from these defect densities by using Eq. ( 13). The results agreed well with the actual product yield, which indicates that the errors were averaeed out. Also shown in Table 5 is the yield provides an approximate yield model.
Conclusions
It has been shown that each yield detractor in a semiconductor product can be measured and modeled independently, and a total measurement of the yield losses can be obtained. The results of using this approach show that, although clustering may affect large areas of the wafers, isolated random defects cause the major yield losses. The process under investigation in this paper appeared to suffer from radial variation in random defect densities as well as clusters.
Results obtained by the technique described here are peculiar to the process under investigation. However, this method does make it possible to measure process differences between manufacturing lines and to quantify manufacturing techniques. It is also possible to develop cost versus yield strategies for the major yield detractors. 
